NAND flash is nonvolatile memory with multiple floating gates or charge-trapping transistors. Several transistors are connected, and the binary value is controlled by bit line and word line. NAND flash has been migrated from a 2D to a 3D structure to meet the requirement for high bit density. NAND flash can have several bits per cell, which add greater density but with drawbacks in endurance and/or performance:
Attend a Conference
Experience Information Technology conferences
With exclusive insight from Gartner experts on the latest trends, sessions curated for your role and unmatched peer networking, Gartner conferences help you accelerate your priorities.
Gartner CIO & IT Executive Conference
São Paulo, Brazil